A TiSi₂/Si Heteronanocrystal Memory Operated With Hot Carrier Injections

Yan Zhu and Jianlin Liu, Member, IEEE

Abstract—The programming and erasing of a $TiSi_2/Si$ heteronanocrystal memory were carried out by channel hot electron injection and drain side hot hole injection, respectively. Compared to an Si nanocrystal memory, a $TiSi_2/Si$ heteronanocrystal memory exhibits much better writing/erasing efficiency and higher writing/erasing saturation level. The retention transient process indicates that the $TiSi_2/Si$ heteronanocrystal memory has a very slow charge loss mechanism. The result of the localization of charge shows that a reverse read leads to a higher threshold voltage shift, which is almost not dependent on the amplitude of the read voltages.

Index Terms—Flash memory, heteronanocrystal, nonvolatile memory, self-aligned, silicide.

I. INTRODUCTION

FLASH memory devices with localized charge storage nodes, such as Si-oxide nitride critical conference of the storage storage nodes, such as Si-oxide-nitride-oxide-Si (SONOS) [1]-[3] and nanocrystal memory devices [4]-[8] attracted much attention recently because of their potential application in future nonvolatile memory technology. The localized charge storage enables the implementation of thinner tunnel oxide for higher programming speed and better device reliability. The discrete nature of charge storage nodes also leads to the concept of dual-bit memory device, in which charges are written to the storage nodes near the drain and/or source sides with channel hot electron injection. This scheme doubles storage density with simple modification of read scheme [9]-[11], and therefore, becomes very promising. Nevertheless, the application of both SONOS and nanocrystal memories for dual-bit scheme remains challenging. For SONOS devices, the erasing saturation and vertical charge immigration are found to be the main concerns [1], [2]. For semiconductor nanocrystal memory devices, Shi's model [12] suggested that traps originating from structural imperfection play a determinant role in charge storage; however, they are thermally unstable. Although metal nanocrystals have deeper confinement levels as a result of their work function and high density of states near Fermi levels, the metal/oxide reaction during annealing is an issue [13]–[15]. Recently, we reported self-aligned TiSi₂/Si heteronanocrystal memory devices [16], [17] that can avoid those drawbacks. Compared with Si nanocrystal memory, silicide/Si heteronanocrystal memories possess significantly improved programming and erasing under

Manuscript received June 28, 2007; revised September 18, 2007. This work was supported by the Focused Center Research Program (FCRP) on Function Engineered NanoArchitectonics (FENA). The review of this paper was arranged by Associate Editor R. Lake.

J. Liu is with the Quantum Structures Laboratory, Department of Electrical Engineering, University of California, Riverside, CA 92521 USA (e-mail: jianlin@ee.ucr.edu).

Digital Object Identifier 10.1109/TNANO.2008.917837

305

the Fowler–Nordheim (F-N) tunneling regime. To explore potential applications of silicide/Si heteronanocrystal memory as dual-bit storage cell, in this paper, device performance under channel hot electron injection and drain side hot hole erasing, instead of F-N tunneling, is reported.

II. DEVICE FABRICATION

The process to fabricate MOSFET memories with TiSi₂/Si heteronanocrystal floating gate was described elsewhere [17]. Briefly, TiSi₂/Si heteronanocrystals were fabricated with twostep self-aligned silicidation technique on 5-nm-thick nitridized tunnel oxide. In the first step, Si nanocrystals were grown at 600 °C for 10 s with the SiH₄ pressure of 136 mtorr in a lowpressure chemical vapor deposition system (CVD). The fabricated Si nanocrystals have an average dot diameter of ~11 nm and a dot density of $\sim 5 \times 10^{11} \text{ cm}^{-2}$, characterized by atomic force microscope. Some of these wafers were subjected to the fabrication of Si nanocrystal reference devices while others went to the next step (the second step) for silicide/Si heteronanocrystal fabrication, followed by the heteronanocrystal devices fabrication. The average heteronanocrystal size is 13 nm and the density is also $\sim 5 \times 10^{11} \text{ cm}^{-2}$. Control oxide of about 15 nm was then deposited, followed by a 350-nm-thick polysilicon using CVD techniques. The gate/source/drain regions were heavily implanted with phosphorus followed by dopant activation. The final device with aluminum contact possesses a channel length of 1 μ m. The devices were characterized with Agilent 4155 C semiconductor parameter analyzer and Agilent pulse generator.

III. RESULTS AND DISCUSSION

Fig. 1 shows the writing and erasing characteristics of a TiSi₂/Si heteronanocrystal memory and a reference Si nanocrystal memory with channel hot electron injection and hot hole injection, respectively. The hot electron injection scheme is shown as the bottom inset in Fig. 1. Writing was carried out under $V_g = 9$ V and $V_d = 5$ V. After a writing time of 1 ms, the TiSi₂/Si heteronanocrystal memory achieves a V_{th} shift of 0.95 V while it is only 0.65 V for Si nanocrystal memory. No evident writing saturation is observed yet for TiSi₂/Si heteronanocrystal memory even if the writing time exceeds 30 ms, which might be due to the large charge storage capacity of the metallic silicide. For Si nanocrystal memory, however, writing is saturated after 30 ms.

In erasing operations, the devices were first programmed with $V_g = +9$ V and $V_d = 5$ V for 1 ms, and then erased with hot hole injection with $V_g = -10$ V and $V_d = 5$ V. The hot hole injection scheme is shown as the top inset in Fig. 1. Under this erasing condition, electron band-to-band tunneling occurs and holes are

Y. Zhu is with Sipex Corporation, San Jose, CA 95035 USA.



Fig. 1. Writing and erasing characteristics of the $TiSi_2/Si$ heteronanocrystal memory and the reference Si nanocrystal memory. The writing and erasing were carried out with channel hot electron injection and hot hole injection, respectively. The insets are the diagrams of hot electron injection in the writing (bottom) and hot hole injection in the erasing mode (top).

generated. Some of the holes become hot in the depletion region of a reverse- biased "diode" near drain and are redirected to the nanocrystals by negative gate voltage to neutralize the electrons. As shown in Fig. 1, the heteronanocrystal memory has a faster erasing speed than the Si nanocrystal memory. It takes 0.25 s for the Si nanocrystal memory to achieve a $\Delta V_{\rm th}$ of -0.5 V. On the contrary, it is only 4.8 ms for the TiSi₂/Si heteronanocrystal memory to achieve the same $\Delta V_{\rm th}$.

The much improved writing/erasing performances in the heteronanocrystal memory can be understood as follows. The metallic silicide layer of the heteronanocrystal acts as trapping layer with very high trap density, leading to a much higher charge capture capability than an Si nanocrystal. Therefore, the TiSi₂/Si heteronanocrystal memory exhibits larger $\Delta V_{\rm th}$. In addition, silicide/Si heteronanocrystals have less Coulomb blockade effect than Si nanocrystals due to their metallic nature. Furthermore, the metal silicide part deforms the electric field and enhances the potential coupling from the control gate to the dot [18]. The deformed potential distribution helps the capture of injected carriers (electrons or holes). Accordingly, the $TiSi_2/Si$ heteronanocrystal memory has a faster writing speed. The observed faster erasing speed and higher erasing saturation of the TiSi2/Si heteronanocrystal memory over Si nanocrystal memory can be readily understood because the main erasing process here is hot hole "writing" process to neutralize the electrons in the floating gate. Therefore, the reasons for faster electron writing speed and higher writing saturation analyzed earlier also apply for the hole writing process in the erasing operation.

The retention transient characteristics at room temperature (25 °C) and high temperature (150 °C) are shown in Fig. 2 for the memory devices with TiSi₂/Si heteronanocrystals and Si nanocrystals, respectively. The two memory devices were programmed with the combination of $V_g = +9$ V and $V_d = +5$ V for 1 ms. The read operation was done with $V_d = 0.5$ V in the reverse read mode (read from source side). It is evident that the TiSi₂/Si heteronanocrystal memory has a significantly slower charge loss rate than the Si nanocrystal memory at the initial stage. By extrapolating the retention curve, one can expect a memory window of 0.71 V (81% of the initial window) after 10



Fig. 2. Retention characteristics of the TiSi₂/Si heteronanocrystal memory and the Si nanocrystal memory at room temperature (25 $^{\circ}$ C) and high temperature (150 $^{\circ}$ C).



Fig. 3. (a) $I_d - V_g$ curves for both fresh and programmed devices. (b) Retention characteristics of the TiSi₂/Si heteronanocrystal memory under forward read and reverse read schemes and different read voltages.

years of waiting at room temperature for the TiSi₂/Si heteronanocrystal memory. For the Si nanocrystal memory, however, the memory window is 0.23 V (35% of the initial window) after only 1.7×10^4 s (4.7 h) because of the large amount of shallow traps in Si nanocrystals [12]. These shallow traps have much higher emission rates than that from the extra quantum well formed by the control oxide/TiSi₂/Si of heteronanocrystal memory. Therefore, the Si nanocrystal memory possesses worse charge retention characteristics than TiSi₂/Si heteronanocrystal memory. The faster charge losses at high temperature (150 °C) for both devices are caused by the enhanced thermal activation rate from the trap sites at high temperature. Nevertheless, since most charges are stored in the silicide region in the TiSi₂/Si heteronanocrystal memory, it depends much less on temperature than the Si nanocrystal memory. To investigate dual-bit capability of our heteronanocrystal memory, we carried out retention characteristics under both forward and reverse read schemes. In Fig. 3(a), the I_d-V_g curves exhibit evident difference in electrical characteristics under forward and reverse read modes. The results in Fig. 3(b) suggest that $\Delta V_{\rm th}$ is sensitive to V_d in the forward read scheme while it is almost constant in the reverse read mode under different read voltages. Since the charges are mostly stored in the nanocrystals near the drain side, the bias condition at the source side (reverse read mode) will not significantly influence the $V_{\rm th}$. Only when read voltage is applied to the drain side, $V_{\rm th}$ is remarkably dependent on the read voltage V_d because the barrier for the carriers can be readily adjusted by the read voltages.

IV. CONCLUSION

The device performances of a MOSFET memory with $TiSi_2/Si$ heteronanocrystal floating gate were investigated with channel hot carrier injections. Compared with the Si nanocrystal memory, the $TiSi_2/Si$ heteronanocrystal memory exhibits faster programming/erasing speed, higher saturation level, and remarkably better retention performance. Compared with the forward read mode, the threshold voltage shift is larger and depends much less on the read voltages in the reverse read mode. Therefore, the $TiSi_2/Si$ heteronanocrystal is a promising candidate to replace the Si nanocrystal for the next-generation floating gate flash memory devices with dual-bit per cell function.

REFERENCES

- P. Xuan, M. She, B. Harteneck, A. Liddle, J. Bokor, and T. J. King, "FinFET SONOS flash memory for embedded applications," in *Proc. IEDM Tech. Dig.*, 2003, pp. 609–613.
- [2] T. Sugizaki, M. Kobayashi, M. Ishidao, H. Minakata, M. Yamaguchi, Y. Tamura, Y. Sugiyama, T. Nakanishi, and H. Tanaka, "Novel multi-bit SONOS type Flash memory using a high-k charge trapping layer," in *Proc. VLSI Symp. Tech. Dig.*, 2003, pp. 27–28.
- [3] T.-S. Chen, K.-H. Wu, H. Chung, and C.-H. Kao, "Performance improvement of SONOS memory by bandgap engineer of charge-trapping layer," *IEEE Electron Device Lett.*, vol. 25, no. 4, pp. 205–207, Apr. 2002.
- [4] M. L. Ostraat, J. W. De Blauwe, M. L. Green, L. D. Bell, M. L. Brongersma, J. Casperson, R. C. Flagan, and H. A. Atwater, "Synthesis and characterization of aerosol silicon nanocrystal nonvolatile floating-gate memory devices," *Appl. Phys. Lett.*, vol. 79, no. 3, pp. 433–435, Jul. 2001.
- [5] R. Muralidhar, R. F. Steimle, M. Sadd, R. Rao, C. T. Swift, E. J. Prinz, J. Yater, L. Grieve, K. Harber, B. Hradsky, S. Straub, B. Acred, W. Paulson, W. Chen, L. Parker, S. G. H. Anderson, M. Rossow, T. Merchant, M. Paransky, T. Huynh, D. Hadad, K.-M. Chang, and B. E. White, Jr., "A 6V embedded 90 nm silicon nanocrystal nonvolatile memory," in *Proc. IEDM Tech. Dig.*, 2003, pp. 601–604.
- [6] Q. Wan, C. L. Lin, W. L. Liu, and T. H. Wang, "Structural and electrical characteristics of Ge nanoclusters embedded in Al₂O₃ gate dielectric," *Appl. Phys. Lett.*, vol. 82, no. 26, pp. 4708–4710, Jun. 2003.
- [7] C. Lee, A. Gorur-Seetharam, and E. C. Kan, "Operational and reliability comparison of discrete-storage nonvolatile memories: Advantages of single- and double-layer metal nanocrystals," in *Proc. IEDM Tech. Dig.*, 2003, pp. 557–560.
- [8] M. Takata, S. Kondoh, T. Sakaguchi, H. Choi, J.-C. Shim, H. Kurino, and M. Koyanagi, "New non-volatile memory with extremely high density metal nano-dots," in *Proc. IEDM Tech. Dig.*, 2003, pp. 553–556.

- [9] S. Park, H. Im, I. Kim, and T. Hiramoto, "Impact of drain induced barrier lowering on read scheme in silicon nanocrystal memory with two-bitper-cell operation," *Jpn. J. Appl. Phys.*, vol. 45, no. 2A, pp. 638–642, 2006.
- [10] Y.-H. Lin, C.-H. Chien, C.-T. Lin, C.-Y. Chang, and T.-F. Lei, "Novel twobit HfO₂ nanocrystal nonvolatile Flash memory," *IEEE Trans. Electron Devices*, vol. 53, no. 4, pp. 782–789, Apr. 2006.
- [11] R. A. Rao, R. F. Steimel, M. Sadd, C. T. Swift, B. Hradsky, S. Straub, T. Merchant, M. Stoker, S. G. H. Anderson, M. Rossow, J. Yater, B. Acred, K. Harber, E. J. Prinz, B. E. White, Jr., and R. Muralidhar, "Silicon nanocrystal based memory devices for NVM and DRAM applications," *Solid-State Electron.*, vol. 48, pp. 1463–1473, 2004.
- [12] Y. Shi, K. Saito, H. Ishikuro, and T. Hiramoto, "Effects of traps on charge storage characteristics in metal-oxide-semiconductor memory structures based on silicon nanocrystals," *J. Appl. Phys.*, vol. 84, no. 4, pp. 2358– 2360, 1998.
- [13] T. H. Ng, W. K. Chim, W. K. Choi, V. Ho, L. W. Teo, A. Y. Du, and C. H. Tung, "Minimization of germanium penetration, nanocrystal formation, charge storage, and retention in a trilayer memory structure with silicon nitride hafnium dioxide stack as the tunnel dielectric," *Appl. Phys. Lett.*, vol. 84, no. 22, pp. 4385–4387, May 2004.
- [14] Y.-C. King, T.-J King, and C. Hu, "MOS memory using germanium nanocrystals formed by thermal oxidation of Si₁-xGe_x," in *Proc. IEDM Tech. Dig.*, 1998, pp. 115–118.
- [15] T.-S Yoon, J.-Y. Kwon, D.-H. Lee, K.-B. Kim, S.-H. Min, D.-H. Chae, D. H. Kim, J. D. Lee, B.-G. Park, and H. J. Lee, "High spatial density nanocrystal formation using thin layer of amorphous Si_{0.7}Ge_{0.3} deposited on SiO₂," *J. Appl. Phys.*, vol. 87, no. 5, pp. 2449–2551, Mar. 2000.
- [16] Y. Zhu, D. Zhao, R. Li, and J. Liu, "Self-aligned TiSi₂/Si heteronanocrystal nonvolatile memory," *Appl. Phys. Lett.*, vol. 88, pp. 103507-1–103507-3, 2006.
- [17] Y. Zhu, B. Li, and J. Liu, "A TiSi₂/Si hetero-nanocrystal metal-oxidesemiconductor-field-effect-transistor memory," *Appl. Phys. Lett.*, vol. 89, pp. 23313-1–23313-3, 2006.
- [18] T. Hu, C. Lee, V. Narayanan, U. Ganguly, and E. Kan, "Design optimization of metal nanocrystal memory—Part I: Nanocrystal array engineering," *IEEE Trans. Electron Devices.*, vol. 53, no. 12, pp. 3095–3102, Dec. 2006.

Yan Zhu received the B.Sc. and M.S. degrees in physics from Suzhou University, Suzhou, China, in 1998 and 2001, respectively, and the Ph.D. degree in electrical engineering from the University of California, Riverside, in 2007.

She is currently with Sipex Corporation, San Jose, CA. Her past research interests include fabrication and numerical simulation of nonvolatile nanocrystal memory.

Jianlin Liu (S'99–M'02) received the B.S. and Ph.D. degrees in physics from Nanjing University, Nanjing, China, in 1993 and 1997, respectively, and the Ph.D. degree in electrical engineering from the University of California, Los Angeles, in 2003.

In March 2003, he joined as a Tenure-Track Faculty in the Quantum Structures Laboratory, Department of Electrical Engineering, University of California, Riverside, where he is currently an Assistant Professor. He is the author or coauthor of more than 100 technical papers and conference proceedings and is the author of three book chapters. His current research interests include Si- and ZnO-based thin films, nanowires, and quantum dots for applications in nanoelectronics.