# CoSi<sub>2</sub>-coated Si nanocrystal memory

Bei Li and Jianlin Liu<sup>a)</sup>

Department of Electrical Engineering, Quantum Structures Laboratory, University of California, Riverside, California 92521, USA

(Received 21 February 2009; accepted 28 February 2009; published online 23 April 2009)

CoSi<sub>2</sub>-coated Si nanocrystals were fabricated as the floating gates for nonvolatile memory applications to improve the Si nanocrystal memory performance in terms of programming/erasing efficiency and retention time. Discrete  $CoSi_2$ -coated Si nanocrystals were formed by silicidation of Si nanocrystals on SiO<sub>2</sub> and subsequent selective etching of unreacted metal cobalt over silicide. Metal-oxide-semiconductor field-effect transistor memories with  $CoSi_2$ -coated Si nanocrystals and reference Si nanocrystals as floating gates were fabricated and characterized. Longer retention, larger charging capability and faster programming/erasing were observed in  $CoSi_2$ -coated Si nanocrystal memory compared with Si nanocrystal memory.  $CoSi_2$  Fermi-level pinning of defect levels plays important role in the device performance enhancement. © 2009 American Institute of Physics. [DOI: 10.1063/1.3110183]

# **I. INTRODUCTION**

Nonvolatile memories with discrete charge traps are extensively investigated as one of the possible solutions to the scaling limit of flash memory devices. The localized charge in electrically discrete nodes guarantees insensitivity to stress-induced oxide defects and therefore allows for thinner tunnel oxide and faster programming/erasing speed. Moreover drain turn-on effect is suppressed by using nanocrystals as floating gate so that the cell length can be further scaled.

Recently much effort has been made to develop nonvolatile memory devices using nanocrystals, such as Si,<sup>1</sup> Ge,<sup>2</sup> metal,<sup>3–5</sup> and dielectric materials.<sup>6,7</sup> Other novel structures such as double stack of nanocrystals,<sup>8</sup> engineered dielectric tunneling layers,<sup>9,10</sup> and heteronanocrystals<sup>11,12</sup> are also reported with good memory performance. Metal nanocrystal memory has the advantages over semiconductor counterparts in terms of higher density of states around the Fermi level, which is normally aligned in the forbidden gap of Si, leading to larger memory window and stronger coupling between the nanocrystals and the substrate for faster programming. A wide range of metal nanocrystal materials, such as Au, Ni, and W, have been successfully implemented.<sup>13-15</sup> Silicidebased nanocrystals, which have metallic nature of high density of states and high thermal stability, were proposed to improve memory performance.<sup>16</sup> Shortly after these efforts, other groups followed up with their own efforts on silicide nanocrystal metal-oxide-semiconductor (MOS) memories.<sup>17-23</sup> For example,  $CoSi_2$  nanocrystals were formed by exposing the Co/Si/HfO<sub>2</sub>/Si stacks in an external UV laser.<sup>17</sup> Double-layer CoSi<sub>2</sub> nanocrystal MOS memory was formed by evaporating Si/Co/Si trilayer on tunnel oxide followed by rapid thermal annealing.<sup>10</sup>

In this paper,  $CoSi_2$ -coated Si nanocrystals are used as the discrete charge traps and MOS field-effect transistor (MOSFET) memories are fabricated and characterized. These CoSi<sub>2</sub>-coated Si nanocrystals were formed by silicidation of Si nanocrystals on SiO<sub>2</sub> and subsequent selective etching of unreacted metal cobalt over silicide, a process which is similar to the fabrication of TiSi2/Si heteronanocrystals.<sup>16</sup> Nevertheless, there are several advantages of using CoSi2 over TiSi2 in this process. Among all silicides, CoSi2 shows little reactivity with metal/oxide interface.<sup>24</sup> The formation of TiSi<sub>2</sub> on Si nanocrystals by annealing is much more difficult and requires much higher temperature due to fine-line effect.<sup>25</sup> Owing to high-density interface states between silicide and Si, the defects induced during original formation of Si nanocrystals may be pinned at the Fermi level of silicide,<sup>26-30</sup> leading to uniform programming/erasing among the devices on a chip. This was not recognized in our earlier TiSi2 nanocrystal memory effort. Furthermore, CoSi2 pins the Fermi level deeper than that of TiSi<sub>2</sub>, leading to better electron retention. Compared with other methods as discussed earlier, the CoSi<sub>2</sub>-coated Si nanocrystals approach presents minimized change in the process of Si nanocrystal memories, which are currently pursued by industry for commercialization.

### **II. EXPERIMENTAL METHODS**

A 5 nm thermal oxide was grown on the *p*-Si (100) substrate at 850 °C for 5 min followed by a 900 °C *in situ* annealing in N<sub>2</sub>. Si nanocrystals were deposited on the tunnel oxide by low pressure chemical vapor deposition (LPCVD) at 600 °C and 200 mTorr. After the Si nanocrystals deposition the wafer was immediately transferred to another chamber for cobalt sputtering. The thickness of the deposited cobalt film is about 1–2 nm. Two steps of annealing at 600 and 850 °C, respectively, and selective etching of unreacted Co over CoSi<sub>2</sub> in the mixture of H<sub>2</sub>SO<sub>4</sub> and H<sub>2</sub>O<sub>2</sub> were carried out to form CoSi<sub>2</sub>-coated Si nanocrystals. Then a 20 nm control oxide was deposited at 400 °C by LPCVD followed by undoped poly-Si deposition and patterning. Phosphorous atoms were implanted to form heavily doped gate/source/drain regions simultaneously. Aluminum was evaporated as

<sup>&</sup>lt;sup>a)</sup>Author to whom correspondence should be addressed. Electronic mail: jianlin@ee.ucr.edu.



FIG. 1. (Color online) (a) Schematic of CoSi<sub>2</sub>-coated Si nanocrystal memory device, and (b) energy band diagrams of CoSi<sub>2</sub>-coated Si nanocrystal and Si only nanocrystal memories. Wide distribution of deep levels arises from embedding of Si nanocrystals in oxide (right schematic). These deep levels may be pinned along the Fermi level of CoSi<sub>2</sub> (left schematic).

the contacts to the three terminals. Reference Si nanocrystal memory and a device without floating nanocrystals were also fabricated in the same fabrication run for comparison.

### **III. RESULTS AND DISCUSSION**

Figure 1(a) shows the schematic cross section of CoSi<sub>2</sub>-coated Si nanocrystal memory. Figure 1(b) shows energy band diagrams for both CoSi2-coated Si nanocrystal memory and Si nanocrystal memory. The wide distribution of defect related deep levels are associated with the Si nanocrystal memory,<sup>31</sup> as depicted in the schematic of Fig. 1(b) in the right. Although the existence of these defects in Si nanocrystals results in relatively long retention performance, this defect-related retention enhancement is not thermally robust.<sup>32</sup> The left one in Fig. 1(b) is the diagram of CoSi<sub>2</sub>-coated Si nanocrystal memory. The reported work function of CoSi<sub>2</sub> is 4.55 eV,<sup>33</sup> namely, the Fermi-level of CoSi<sub>2</sub> is within the band gap of Si and close to Si intrinsic Fermi-level. However when CoSi2 connects with Si, the actual Fermi level of CoSi2 is pinned around Si valance band, together with those interface defect states.<sup>26,27</sup> Owing to the pinning effect and high density of states around the Fermi level, CoSi2-coated Si nanocrystal memory can achieve larger storage capacity, more uniform program/erase, and stable retention performance.

The insets (a) and (b) of Fig. 2 show the scanning electron microscope (SEM) images of Si nanocrystals and CoSi<sub>2</sub>-coated nanocrystals, respectively. The average size of



FIG. 2. (Color online) EDX spectrum of CoSi<sub>2</sub>-coated Si nanocrystals. Insets show the SEM images of (a) Si nanocrystals and (b) CoSi<sub>2</sub>-coated Si nanocrystals.

Si nanocrystals and CoSi<sub>2</sub>-coated Si nanocrystals is 10 and 12 nm, respectively, and the density of dots for both Si and CoSi<sub>2</sub>-coated Si is about  $4 \times 10^{11}$  cm<sup>-2</sup>, indicating that CoSi<sub>2</sub> and Si nanocrystals are well self-aligned. Figure 2 is the energy dispersive x-ray analysis (EDX) spectrum of CoSi<sub>2</sub>-coated Si nanocrystals. Cobalt signal at 6.9 eV is clearly observed. Because we had a selective etching step in between two annealing steps to have unreacted Co removed, Co signal in the spectrum suggests that CoSi<sub>2</sub> is formed and covers the Si nanocrystals.

Si nanocrystal and CoSi<sub>2</sub>-coated Si nanocrystal MOS memories were fabricated and tested. The tunnel oxide and control oxide thicknesses are 5 and 20 nm, respectively. Figure 3(a) shows high frequency (1 MHz) capacitance-voltage (*C-V*) sweep of CoSi<sub>2</sub>-coated Si nanocrystal MOS memory with different scanning range from  $\pm 4$  to  $\pm 10$  V. Scanning starts from inversion region to accumulation region and back to inversion region again. Figure 3(b) shows the comparison of normalized *C-V* sweep at  $\pm 10$  V between Si nanocrystal and CoSi<sub>2</sub>-coated Si nanocrystal MOS memories. A larger memory window is observed from CoSi<sub>2</sub>-coated Si nanocrystal MOS memory, which is due to the large density of states in the metallic CoSi<sub>2</sub>. For MOS memory without nanocrystals, the flat band voltage shift between programming and erasing is negligible, as shown in Fig. 3(c).

Figure 4 shows the programming and erasing characteristics of Si nanocrystal and  $CoSi_2$ -coated Si nanocrystal memories. Agilent 81104A Pulse Generator is used to operate the devices and threshold voltage was read from Agilent 4155C Semiconductor Parameter Analyzer. The gate bias of 16 and -16 V were used to program and erase the devices, respectively, and programming and erasing time is accumulated from 2 ns to 10 s. Faster programming/erasing speed is observed in CoSi<sub>2</sub>-coated Si nanocrystal memory, which can be explained by the stronger coupling between metallic CoSi<sub>2</sub> and the channel. CoSi<sub>2</sub>-coated Si nanocrystal memory also shows a higher level of threshold voltage ( $V_T$ ) shift saturation, indicating larger storage capability.

Figure 5 shows the endurance characteristics of Si nanocrystal and CoSi<sub>2</sub>-coated Si nanocrystal memories. The pro-



FIG. 3. (a) Capacitance-voltage (C-V) sweep of MOS memory with CoSi<sub>2</sub>-coated Si nanocrystals, (b) C-V comparison between CoSi<sub>2</sub>-coated Si nanocrystal and Si nanocrystal memories, (c) C-V sweep of MOS reference device, where no nanocrystals were embedded.

gramming and erasing conditions are  $\pm 16$  V for 200 ms. The memory windows of the two devices stay open up to  $10^5$  times of operation, although the magnitude shrinks about 25%. The up-shift in the threshold voltage with times of operation is due to the accumulated trapped positive charges in the oxide layer.



FIG. 5. Endurance characteristics of Si nanocrystal and CoSi<sub>2</sub>-coated Si nanocrystal memories.

Retention characteristics of Si nanocrystal and  $CoSi_2$ -coated Si nanocrystal memories are shown in Fig. 6. The plot is the remaining charge percentage converted from the  $V_T$  shift against waiting time.  $CoSi_2$ -coated Si nanocrystal memory demonstrates a longer retention time compared to Si nanocrystal memory. This indicates that  $CoSi_2$ -coated Si nanocrystals indeed realign their original wide distributed defect-related energy levels around the Fermi-level of the silicide, which is deeper.

To prove the discrete nature of CoSi<sub>2</sub>-coated Si nanocrystals and the capability of local charge storage, hot carrier injection (HCI) was also used to write electrons onto portions of these nanocrystals near the drain side. Programming and erasing characteristics are shown in Fig. 7. Gate and drain voltage of 7.5 and 5 V were used to charge and -10and 5 V were used to discharge the devices. Similar to Fowler-Nordheim (FN) operation, device performance enhancement in CoSi2-coated Si nanocrystal memory is observed in terms of faster programming and larger charge capability. Figure 8 shows the retention characteristics comparison between HCI-programmed CoSi2-coated Si nanocrystal and Si nanocrystal memories. Longer retention was observed in CoSi2-coated Si nanocrystal memory and the charge loss after 10<sup>5</sup> seconds in CoSi<sub>2</sub>-coated Si nanocrystal and Si nanocrystal memories are  $\sim 20\%$  and  $\sim 38\%$ , respectively. The better retention in CoSi<sub>2</sub>-coated Si nanocrystal memory can be attributed to the primarily charging around the silicide Fermi-level instead of the defect levels in Si nanocrystals due to the Fermi-level pinning effect. Figure 9 shows the threshold voltage shift as a function of waiting



FIG. 4. Transient programming and erasing characteristics of Si nanocrystal and CoSi<sub>2</sub>-coated Si nanocrystal memories.



FIG. 6. Remained charge percentage converted from threshold voltage shift as a function of time.

Author complimentary copy. Redistribution subject to AIP license or copyright, see http://jap.aip.org/jap/copyright.jsp



FIG. 7. Hot-carrier programming and erasing characteristics of CoSi<sub>2</sub>-coated Si nanocrystal and Si nanocrystal memories.

time after the CoSi<sub>2</sub>-coated Si nanocrystal memory device was programmed at  $V_G/V_D=7.5/5$  V for 2 s. Forward (read from drain) and reverse (read from source) read at different read voltages were used. Because of the local charge storage near the drain side, an additional energy barrier was formed for channel electrons. When the device was read from the drain (forward), this barrier was effectively lowered at larger read drain voltages, leading to different threshold voltage shift. On the other hand, when the device was read from the source (reverse), the source voltage cannot effectively change this barrier, leading to insignificant change in threshold voltage. This result suggests that the device has the potential to be used for dual-bit application.

## **IV. SUMMARY**

In summary, MOSFET memory devices with CoSi<sub>2</sub>-coated Si nanocrystals as floating gates were fabricated and characterized. Memory performances between CoSi<sub>2</sub>-coated Si nanocrystal memory and Si only nanocrystal memory were compared. Better performance in terms of longer retention time, faster operation speed and larger memory window has been achieved in CoSi<sub>2</sub>-coated Si nanocrystal memory. The Fermi-level pinning as a result of CoSi<sub>2</sub> coating results in the device performance enhancement. The work suggests that the simple silicidation treatment of Si nanocrystals may fundamentally solve nonuniform device



FIG. 8. Retention characteristics of CoSi<sub>2</sub>-coated Si nanocrystal and Si nanocrystal memories after HCI programming. The charge loss after  $10^5$  seconds in CoSi<sub>2</sub>-coated Si nanocrystal and Si nanocrystal memories are  $\sim 20\%$  and  $\sim 38\%$ , respectively.



FIG. 9. Retention characteristics of CoSi<sub>2</sub>-coated Si nanocrystal memory after HCI programming under forward and reversed read conditions.

operation due to the wide distribution of defect levels in Si nanocrystals and allow Si nanocrystal memory to scale further into next nonvolatile memory generations.

#### ACKNOWLEDGMENTS

The authors acknowledge the financial and program support of the Focus Center Research Program (FCRP) on FENA and the National Science Foundation (Grant No. ECCS-0725630).

- <sup>1</sup>C. Pace, F. Crupi, S. Lombardo, C. Gerardi, and G. Cocorullo, Appl. Phys. Lett. **87**, 182106 (2005).
- <sup>2</sup>T. H. Ng, W. K. Chim, and W. K. Choi, Appl. Phys. Lett. **88**, 113112 (2006).
- <sup>3</sup>F. M. Yang, T. C. Chang, P. T. Liu, P. H. Yeh, Y. C. Yu, J. Y. Lin, S. M. Sze, and J. C. Lou, Appl. Phys. Lett. **90**, 132102 (2007).
- <sup>4</sup>C. H. Chen, T. C. Chang, I. H. Liao, P. B. Xi, T. Tsai, P. Y. Yang, J. Hsieh, J. Chen, U. S. Chen, and J. R. Chen, Appl. Phys. Lett. **91**, 232104 (2007).
- <sup>5</sup>D. Shahrjerdi, D. I. Garcia-Gutierrez, and S. K. Banerjee, IEEE Electron Device Lett. 28, 793 (2007).
- <sup>6</sup>J. H. Chen, W. J. Yoo, D. S. H. Chan, and L. J. Tang, Appl. Phys. Lett. **86**, 073114 (2005).
- <sup>7</sup>Y. H. Lin, C. H. Chien, C. T. Lin, C. Y. Chang, and T. F. Lei, IEEE Electron Device Lett. **26**, 154 (2005).
- <sup>8</sup>R. Ohba, N. Sugiyama, K. Uchida, J. Koga, and A. Toriumi, IEEE Trans. Electron Devices **49**, 1392 (2002).
- <sup>9</sup>J. Buckley, B. D. Salvo, G. Ghibaudo, M. Gely, J. F. Damlencourt, F. Martin, G. Nicotra, and S. Deleonibus, Solid-State Electron. **49**, 1833 (2005).
- <sup>10</sup>J. D. Casperson, L. D. Bell, and H. A. Atwater, J. Appl. Phys. **92**, 261 (2002).
- <sup>11</sup>Y. Zhu, B. Li, J. L. Liu, G. F. Liu, and J. A. Yarmoff, Appl. Phys. Lett. 89, 233113 (2006).
- <sup>12</sup>B. Li, J. L. Liu, G. F. Liu, and J. A. Yarmoff, Appl. Phys. Lett. **91**, 132107 (2007).
- <sup>13</sup>C. Lee, A. Gorur-Seetharam, and E. C. Kan, Tech. Dig. Int. Electron Devices Meet. **2003**, 557.
- <sup>14</sup>Z. Tan, S. Samanta, W. Yoo, and S. Lee, Appl. Phys. Lett. 86, 013107 (2005).
- <sup>15</sup>T. C. Chang, P. T. Liu, S. T. Yan, and S. M. Sze, Electrochem. Solid-State Lett. 8, G71 (2005).
- <sup>16</sup>Y. Zhu, D. T. Zhao, R. G. Li, and J. L. Liu, Appl. Phys. Lett. 88, 103507 (2006).
- <sup>17</sup>J. H. Kim, J. Y. Yang, J. S. Lee, and J. P. Hong, Appl. Phys. Lett. **92**, 013512 (2008).
- <sup>18</sup>F. M. Yang and T. C. Chang, Appl. Phys. Lett. 90, 212108 (2007).
- <sup>19</sup>Y. S. Jang, J. H. Yoon, and R. G. Elliman, Appl. Phys. Lett. **92**, 253108 (2008).
- <sup>20</sup>W. R. Chen, T. C. Chang, J. L. Yeh, S. M. Sze, and C. Y. Chang, Appl. Phys. Lett. **92**, 152114 (2008).
- <sup>21</sup>W. R. Chen, T. C. Chang, and P. T. Liu, Appl. Phys. Lett. **91**, 082103 (2007).
- <sup>22</sup>W. R. Chen, T. C. Chang, and P. T. Liu, Appl. Phys. Lett. **90**, 112108

(2007).

- <sup>23</sup>C. W. Hu, T. C. Chang, P. T. Liu, C. H. Tu, S. K. Lee, S. M. Sze, C. Y. Chang, B. S. Chiou, and T. Y. Tseng, Appl. Phys. Lett. **92**, 152115 (2008).
  <sup>24</sup>S. L. Zhang and U. Smith, J. Vac. Sci. Technol. A **22**, 1361 (2004).
- <sup>25</sup>R. A. Roy, C. Cabral, Jr., and C. Lavoie, Mater. Res. Soc. Symp. Proc. 564, 35 (1999).
- <sup>26</sup>J. Y. Duboz, P. A. Badoz, F. A. d'Avitaya, and E. Rosencher, Phys. Rev. B 40, 10607 (1989).
- <sup>27</sup>J. Y. Duboz, P. A. Badoz, F. A. d'Avitaya, and E. Rosencher, J. Electron. Mater. 19, 101 (1990).
- <sup>28</sup>T. H. Hou, U. Ganguly, and E. C. Kan, IEEE Electron Device Lett. 28, 103 (2007).
- <sup>29</sup>C. Hobbs, L. Fonseca, V. Dhandapani, S. Samavedam, B. Taylor, J. Grant, L. Dip, D. Triyoso, R. Hegde, D. Gilmer, R. Garcia, D. Roan, L. Lovejoy,

R. Rai, L. Hebert, H. Tseng, B. White, and P. Tobin, Tech. Dig. VLSI Symp. 2003, 9.

- <sup>30</sup>S. Samavedam, L. La, P. Tobin, B. White, C. Hobbs, L. Fonseca, A. Demkov, J. Schaeffer, E. Luckowski, A. Martinez, M. Raymond, D. Triyoso, D. Roan, V. Dhandapani, R. Garcia, S. Anderson, K. Moore, H. Tseng, C. Capasso, O. Adetutu, D. Gilmer, W. Taylor, R. Hegde, and J. Grant, Tech. Dig. Int. Electron Devices Meet. **2004**, 307.
- <sup>31</sup>Y. Shi, K. Saito, H. Ishikuro, and T. Hiramoto, J. Appl. Phys. **84**, 2358 (1998).
- <sup>32</sup>Y. Shi, K. Saito, H. Ishikuro, and T. Hiramoto, Jpn. J. Appl. Phys., Part 1 38, 2453 (1999).
- <sup>33</sup>S. P. Murarka, *Silicides for VLSI Application* (Academic Press, New York, 1983).