Vapor–Solid–Solid Growth of NiSi₂ Nanocrystals for Memory Application

Bei Li, Jianlin Liu, Member, IEEE, Reuben D. Gann, Jory A. Yarmoff, and Yu Zhu

Abstract—NiSi₂ nanocrystals were synthesized by vapor–solid– solid process, introducing SiH₄ onto Ni catalyst dots on a SiO₂ substrate, for nonvolatile memory applications. Electron microscopy was used to characterize the morphology and X-ray photoelectron spectroscopy characterization confirmed the nature of these NiSi₂ nanocrystals. MOSFET memory with NiSi₂ nanocrystal as floating gate was fabricated and fast programming/erasing speed, long retention, and 10^5 times of operation endurance performances were demonstrated.

Index Terms—NiSi₂ nanocrystals, nonvolatile memory, vapor–solid–solid.

I. INTRODUCTION

N recent years, the growth and device applications of nanowires (NWs) by a vapor-liquid-solid (VLS) method [1]–[5] and a vapor-solid-solid (VSS) method [6]–[8] attracted extensive attention. Both methods begin with metal catalyst dots on a substrate in the liquid, and solid form, respectively. The introduction of vapor phase precursors changes the nature of these dots from metal to silicide alloy, which acts as an effective catalyst. Further introduction of gas molecules results in the growth of NWs under these catalyst dots. In comparison with these studies on NWs, little research has been focused on their original stages, i.e., the nucleation catalyst seeds and their potential applications. In this paper, we report VSS growth of NiSi₂ nanocrystals (NCs) and demonstration of their nonvolatile memories.

The cross section of the device structure is schematically shown in Fig. 1(a), where $NiSi_2$ NCs are embedded between control and tunnel oxides. The device operates by sensing the threshold voltage shift under programmed and erased states.

Manuscript received March 3, 2010; revised July 5, 2010 and November 4, 2010; accepted January 26, 2011. Date of publication February 7, 2011; date of current version September 8, 2011. This work was supported in part by the financial and program support of the Focus Center Research Program on Function Engineered NanoArchitectonics, the Defense Microelectronics Activity under Agreement H94003-09-2-0901, and in part by the National Science Foundation under Grant DMR-0807232. The review of this paper was arranged by Associate Editor S. D. Cotofana.

B. Li and J. Liu are with the Department of Electrical Engineering, University of California, Riverside, CA 92521 USA (e-mail: bli003@ucr.edu; jianlin@ee.ucr.edu).

R. D. Gann and J. A. Yarmoff are with the Department of Physics and Astronomy, University of California, Riverside, CA 92521 USA (e-mail: reubengann@gmail.com; jory.yarmoff@ucr.edu).

Y. Zhu is with IBM T. J. Watson Research Center, Yorktown Heights, NY 10598 USA (e-mail: yuzhu@us.ibm.com).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TNANO.2011.2112774



Fig. 1. (a) Device schematic cross section of NiSi₂ NC memory and (b) flat band diagram of NiSi₂ NC memory.

Two operation schemes were carried out on the devices here. The first one is Fowler-Nordheim (FN) charging mechanism, in which programming and erasing are realized by biasing the gate with a positive and negative pulse, respectively. Under programming, electrons in the inversion region of the substrate tunnel through the tunnel oxide and store in the NiSi₂ NCs, leading to the increase of threshold voltage compared to fresh state. Erasing process is opposite. Under a negative bias on gate, electrons in the NCs tunnel back to the channel so that the threshold voltage shifts back. The second programming scheme, hot carrier injection (HCI), was also utilized to transfer electrons from the channel to floating gate near the drain side only. Generally, silicide NCs are better than both Si NCs and metal NCs for memory applications. One of the reasons that NiSi₂ NCs is better than Si NCs arises from the fact that NiSi2 is a metallic material with good thermal stability. As can be seen from Fig. 1(b), the Fermi level of NiSi₂ locates \sim 0.66 eV below the conduction band of Si, which means a higher confinement barrier for electrons in comparison with those Si NCs [9]. This is translated into a much longer retention time in the NiSi2 NC memory. Furthermore, due to metallic nature of NiSi2 NCs, electrical coupling between floating gate and channel is stronger, leading to higher programming/erasing speed. Compared with pure metal NCs for memory applications [10]-[13], silicide NCs are more thermally stable. TiSi₂ [14], CoSi₂ [15], [16], and NiSi [17] NCs



Fig. 2. (a) SEM image of NiSi₂ NCs on a SiO₂/Si substrate, with dot density of about 3×10^{11} cm⁻² and (b) TEM image of NiSi₂ NCs embedded in a SiO₂ matrix. The size of the nanocrystals is about 7–10 mm.

have been synthesized by other methods, which have a common process, i.e., high-temperature annealing. Here, $NiSi_2 NCs$ are synthesized by VSS at relatively low temperature of around 600 °C for nonvolatile memory applications. Plenty of metals can be used for VSS process to synthesize silicide NCs; therefore, work function engineering is possible to optimize memory device performance. The selection of Ni catalyst in this paper is also considered for its full compatibility with Si complementary metal–oxide–semiconductor technology.

II. DEVICE FABRICATION AND CHARACTERIZATION

The NiSi2 NCs growth and MOSFET memory device fabrication start with a p-Si (1 0 0) substrate. Local oxidation of silicon process was used to electrically isolate devices. Field oxide and nitride were grown sequentially followed by photolithography and reactive ion etching to define and expose the active region. A thin oxide of \sim 5 nm was thermally grown at 850 °C for 5 min, followed by a brief N_2 in situ annealing at the same temperature to solidify the tunnel oxide. Temescal BJD 1800 e-beam evaporator was used to deposit 1-nm nickel (Ni) film as the catalysts for the formation of silicide dots. After metal deposition, the wafer was immediately transferred to a low-pressure chemical vapor deposition (LPCVD) system. The metal film converted to nanoparticles as the furnace was heated to the growth temperature of 600 °C, and then, SiH₄ gas of 100 sccm was introduced and diffused into the nanoparticles, leading to the formation of silicide NCs. The growth temperature is below NiSi₂ eutectic temperature [18]; therefore, the growth mechanism is VSS rather than VLS. The growth time is set to be 15 s to avoid NW growth. Control oxide of 20 nm and polysilicon of 300 nm were deposited sequentially followed by source/drain/gate patterning. Phosphorus ion implantation was performed on the polygate along with the source/drain followed



Fig. 3. (a) XPS survey spectrum of NiSi₂ NCs on a SiO₂/Si substrate, (b) high-resolution scan of the Ni 2p peaks, (c) high-resolution scan of the Si 2p peaks, and (d) high-resolution scan of O1s peak.

by 900 °C dopant activation annealing to obtain the heavily doped regions. Finally, aluminum was evaporated and patterned as the contact material. The device characterization was carried out by the Agilent 4155C semiconductor parameter analyzer to sense the threshold voltage and Agilent 81104A pulse/pattern generator to program/erase the device. The feature size of the device tested in this experiment is 1 μ m × 1 μ m.

III. RESULTS AND DISCUSSION

Fig. 2(a) shows a scanning electron microscope (SEM) image of the synthesized NiSi₂ NCs on tunnel oxide before the growth of control oxide. The dot morphology is relatively uniform. Fig. 2(b) shows a transmission electron microscope (TEM) image of a reference sample under the same process conditions as

TABLE I BINDING ENERGIES OF BULK NI, NI DEPOSITED ON SI (NI/SI), NISI FILM, NISI2 FILM, AND NISI2 NCS

Sample	Ni 2p _{3/2}	Si 2p _{3/2}
Ni (bulk)	853.0 eV [21]	
Ni/Si	853.1 eV [22]	99.4 eV [22]
NiSi (film)	853.7 eV [22]	99.7 eV [22]
NiSi ₂ (film)	854.3 eV [22]	99.9 eV [22]
NiSi ₂ (NCs) (this work)	855.0 eV	100.0 eV

the MOSFET memory sample except that the control oxide was adjusted to be slightly thicker, 30 nm, for TEM sampling. The average size of the NiSi₂ dots is about 7–10 nm, and they are homogeneous and well separated from each other. The density of the NiSi₂ NCs is determined to be $\sim 3 \times 10^{11}$ cm⁻². It should be noted that VSS (VLS) has intrinsic capability to achieve silicide NCs with much higher density >10¹² cm⁻², as seen from NW research [19], which is critical for future nonvolatile memory applications. We argue that this study serves as the first try of using VSS method to synthesize silicide NCs for memory applications; therefore, the dot density has not been optimized. The effort toward the density optimization is in progress.

X-ray photoelectron spectroscopy (XPS) was used to ascertain the chemical composition of the catalyst NCs. Spectra were collected from the NCs and from a NiSi film (as a standard) using Mg K α radiation. All spectra were calibrated by assigning the O1s binding energy (BE) to 533.2 eV [20], [21]. A survey spectrum collected from the NCs of a reference sample before the control oxide was grown is shown in Fig. 3(a), and Fig. 3(b)–(d) shows the high-resolution spectra of the Ni 2p, Si 2p, and O1s levels, respectively. The Ni 2p3/2 and Si 2p3/2 BEs are given in Table I for the NCs along with values from the literature for Ni metal [22], Ni deposited on Si [23], and two stable silicides, NiSi and NiSi₂ [23]. The Ni 2p3/2 peak from NiSi₂ NCs locates at 855 eV, which is slightly higher than that from NiSi₂ film (854.3 eV) reported in [22]. The BE shift in NiSi₂ NCs is due to the reduction of screening in excess positive charge being distributed over the nanoparticle surface, increasing the core-level BE to a higher value [24], [25]. In addition, once the NC size is very small, the bandgap and BE increase as the size of the materials decreases [26]-[28]. We also performed XPS measurements on two reference samples (results are not shown here): one is NiSi₂ film formed by depositing and annealing a thin Ni film on a Si substrate, and the other is the Ni NCs formed by depositing a thin Ni film onto a SiO₂/Si substrate followed by annealing. The former was used to confirm that our silicide NCs are actually Ni disilicide and the latter was used for ruling out the possibility of silicide formation before VSS growth took place.

Fig. 4 shows the transfer characteristics (I_D-V_G) of the NiSi₂ NC MOSFET memory. FN mechanism, i.e., the gate voltage of +18 V for 1 s, was used to program the device. For erasing, the gate voltage of -18 V for 1 s was applied to erase the programmed device. A threshold voltage shift is clearly observed between programmed and erased states, indicating the charging/discharging effect of the electrons stored on NiSi₂ NCs. A memory window (V_T shift between programmed and erased



Fig. 4. Transfer characteristics of NiSi₂ NC MOSFET memory. Three $I_D - V_G$ curves from left to right correspond to fresh, erased, and programmed states.



Fig. 5. Programming and erasing characteristics of NiSi₂ NC memory. Program and erase conditions are $V_G = 20$ V and $V_G = -20$ V, respectively.



Fig. 6. Room temperature retention characteristics of FN programmed $\rm NiSi_2$ NC memory.

states) of 1.51 V is obtained when using the industry standard of 100 nA drain current to define the threshold voltage. For the control device without NCs embedded, an insignificant threshold voltage shift (<0.1 V) was found at the same programming and erasing voltages, which confirms that the memory effect observed in NiSi₂ NC memory is dominated by the charging effect of the NCs, rather than by defect or interface states.

Fig. 5 shows transient programming and erasing characteristics of NiSi₂ NC memory. The programming and erasing conditions are gate biases of ± 20 V, respectively. Before programming, the device was fully erased first by applying a gate bias of -20 V for 5 s. During programming, the threshold voltage shifts 1.68 V from the erased state after 1 ms, and after 1 s the shift increases to 2.2 V and the threshold voltage gets saturated. For erasing, the device was first programmed at +20 V for 5 s.



Fig. 7. (a) HCI transient programming characteristics under fixed drain voltage and various gate voltages, (b) HCI transient programming characteristics under fixed gate voltage and various drain voltages, (c) FN erasing characteristics with $V_G = -20$ V. The cell was programmed through HCI with $V_G/V_D = 10$ V/4 V, and (d) room temperature retention performances of HCI-programmed device under forward and reversed reading conditions.

As seen from Fig. 5, after 1 ms, the threshold voltage shifts 0.56 V toward the erased state, and after 2 s it shifts all the way back to the fully erased position.

Fig. 6 shows the retention characteristics of NiSi₂ NC memory device, which plots threshold voltage of FN-programmed device as a function of waiting time. The experiment was carried



Fig. 8. Endurance performance of $NiSi_2$ NC memory under (a) FN operation mode and (b) HCI operation mode.

out at room temperature. The programming condition is +20 V for 5 s. The retention was recorded up to 10^5 s and the data trend suggests that the device has a good retention.

Fig. 7(a) and (b) shows the transient programming performances of NiSi2 NC memory under HCI program scheme. HCI was performed by simultaneously biasing the gate and drain, leading to the injection of charges into floating gate around drain side. Fig. 7(a) shows the plot with V_D fixed and V_G changed from 8 to 10 V and Fig. 7(b) shows the plot with V_G fixed and V_D changed from 3 to 5 V. The program time accumulated from nanoseconds to seconds. Both gate and drain biases affect the charging efficiency, i.e., the higher the bias, the more the charge injected. This is reasonable as electrons gain higher energy at higher drain voltage and higher gate voltages attract more electrons from the channel to the floating gate. Fig.7(c) shows the erasing characteristics of an HCI-programmed device by biasing a negative gate voltage, while keeping source and drain floated and body contact common. The erasing curve shows similar trend to the one with FN operation shown in Fig. 5 except that the starting point to erase in this case is a partially charged cell while in the FN case, it is a fully and uniformly charged state. Fig. 7(d) shows the room temperature retention characteristics of an HCI-programmed device. Forward (read at the drain side) and reverse (read at the source side) readings at various read voltages were used. Due to the local charge storage around drain side, an additional energy barrier was formed for channel electrons. When reading from the drain side, the barrier was effectively lowered at large reading voltages, resulting in different V_T . On the other hand, when reading from the source side, the source voltage does not effectively change this barrier, leading to insignificant change of V_T . This indicates the discrete nature of these NCs, leading to local charge storage for potential twobit-per-cell applications. Similar to FN-programmed device, the HCI-programmed device also has a good retention performance judging from the threshold voltage shift.

Fig. 8(a) and (b) shows the device endurance performance under FN and HCI program schemes, respectively. The programming and erasing conditions are indicated in the figures. The memory window stays open at about 77% and 72% of the original window after 10^5 times of programming/erasing operation cycles under FN and HCI program schemes, respectively. This is an indication of good endurance performance. The slight up-shift of the threshold voltage is due to the electrons trapping into the defect levels in the oxide layer during the operations.

IV. CONCLUSION

NiSi₂ NCs were synthesized by VSS growth of Si into Ni catalysts in an LPCVD. MOSFET memory with NiSi₂ NCs as the floating gate was fabricated and characterized. Good memory performance, including fast programming/erasing, long retention time, and good endurance, was demonstrated. Due to superior thermal stability properties, NiSi₂ NCs formed by a simple VSS process may be promising in the future nonvolatile memory technologies. Further optimization of density, size, and uniformity of silicide NCs for nonvolatile memory is in progress.

REFERENCES

- R. S. Wagner and W. C. Ellis, "Vapor-liquid-solid mechanism of single crystal growth," *Appl. Phys. Lett.*, vol. 4, no. 5, pp. 89–90, Mar. 1964.
- [2] E. I. Givargizov, "Fundamental aspects of VLS growth," J. Cryst. Growth, vol. 31, pp. 20–30, Dec. 1975.
- [3] R. B. Finkelman, R. R. Larson, and E. J. Dwornik, "Naturally occurring vapor-liquid-solid (VLS) whisker growth of germanium sulfide," J. Cryst. Growth, vol. 22, no. 2, pp. 159–160, Apr. 1974.
- [4] G. A. Bootsma, W. F. Knippenberg, and G. Verspui, "Growth of SiC whiskers in the system SiO₂-C-H₂ nucleated by iron," *J. Cryst. Growth*, vol. 11, no. 3, pp. 297–309, Dec. 1971.
- [5] K. Nakahigashi and Y. Shimomura, "Electron–microscope observations on nickel-oxide whiskers," *J. Cryst. Growth*, vol. 28, no. 3, pp. 367–371, Apr. 1975.
- [6] B. A. Wacaser, K. A. Dick, J. Johansson, M. T. Borgstrom, K. Deppert, and L. Samuelson, "Preferential interface nucleation: An expansion of the VLS growth mechanism for nanowires," *Adv. Mater.*, vol. 21, no. 2, pp. 153–165, 2009.
- [7] T. I. Kamins, R. S. Williams, Y. Chen, Y. Chang, and Y. A. Chang, "Chemical vapor deposition of Si nanowires nucleated by TiSi₂ island on Si," *Appl. Phys. Lett.*, vol. 76, no. 5, pp. 562–564, Jan. 2000.
- [8] T. I. Kamins, R. S. Williams, D. P. Basile, T. Hesjedal, and J. S. Harris, "Ti-catalyzed Si nanowires by chemical vapor deposition: Microscopy and growth mechanisms," *J. Appl. Phys.*, vol. 89, no. 2, pp. 1008–1016, Jan. 2001.
- [9] S. Tiwari, R. Rana, K. Chan, L. Shi, and H. Hanafi, "Single charge and confinement effects in nano-crystal memories," *Appl. Phys. Lett.*, vol. 69, no. 9, pp. 1232–1234, Aug. 1996.
- [10] P. K. Singh, G. Bisht, R. Hofmann, K. Singh, N. Krishna, and S. Mahapatra, "Metal nanocrystal memory with Pt single- and dual-layer NC with lowleakage Al₂O₃ blocking dielectric," *IEEE Electron Device Lett.*, vol. 29, no. 12, pp. 1389–1391, Dec. 2008.
- [11] D. Shahrjerdi, D. I. Garcia-Gutieffez, and S. K. Banerjee, "Fabrication of Ni nanocrystal flash memories using a polymeric self-assembly approach," *IEEE Electron Device Lett.*, vol. 28, no. 9, pp. 793–796, Sep. 2007.
- [12] S. Maikap, P. J. Tzeng, H. Y. Lee, C. C. Wang, T. C. Tien, L. S. Lee, and M. J. Tsai, "Physical and electrical characteristics of atomic layer deposition TiN nanocrystal memory capacitors," *Appl. Phys. Lett.*, vol. 91, p. 043114, Jul. 2007.

- [13] S. S. Yim, M. S. Lee, K. S. Kim, and K. B. Kim, "Formation of Ru nanocrystals by plasma enhanced atomic layer deposition for nonvolatile memory applications," *Appl. Phys. Lett.*, vol. 89, no. 9, p. 093115, Aug. 2006.
- [14] Y. Zhu, B. Li, J. L. Liu, G. F. Liu, and J. A. Yarmoff, "TiSi₂/Si heteronanocrystal metal-oxide-semiconductor-field-effect-transistor memory," *Appl. Phys. Lett.*, vol. 89, no. 23, p. 233113, 2006.
- [15] B. Li and J. L. Liu, "CoSi₂-coated Si nanocrystal memory," J. Appl. Phys., vol. 105, no. 8, p. 084905, Apr. 2009.
- [16] J. H. Kim, J. Y. Yang, J. S. Lee, and J. P. Hong, "Memory characteristics of cobalt-silicide nanocrystals embedded in HfO₂ gate oxide for nonvolatile nanocrystal flash devices," *Appl. Phys. Lett.*, vol. 92, p. 013512, Jan. 2008.
- [17] W. R. Chen, T. C. Chang, J. L. Yeh, S. M. Sze, and C. Y. Chnag, "Reliability characteristics of NiSi nanocrystals embedded in oxide and nitride layers for nonvolatile memory application," *Appl. Phys. Lett.*, vol. 92, no. 15, p. 152114, Apr. 2008.
- [18] P. Nash, *Phase Diagrams of Binary Nickel Alloy* (Monograph Series on Alloy Phase Diagram 6). Materials Park, OH: ASM Int., The Material Information Society, 1992.
- [19] P. Nguyen, H. T. Ng, and M. Meyyappan, "Catalyst metal selection for synthesis of inorganic nanowires," *Adv. Mater.*, vol. 17, no. 14, pp. 1773– 1777, Jul. 2005.
- [20] J. Stumper, H. J. Lewerenz, and C. Pettenkofer, "X-ray photoemission spectroscopy analysis of Si (1 1 1) under photocurrent-doubling conditions," *Phys. Rev. B*, vol. 41, no. 3, pp. 1592–1597, Jan. 1990.
- [21] F. J. Grunthaner, P. J. Grunthaner, R. P. Vasquez, B. F. Lewis, and J. Maserjian, "Local atomic and electronic-structure of oxide-GaAs and SiO₂–Si interfaces using high-resolution XPS," *J. Vac. Sci. Technol.*, vol. 16, no. 5, pp. 1443–1453, Sep. 1979.
- [22] J. F. Moulder, W. F. Stickle, P. E. Sobol, and K. D. Bomben, *Handbook of X-Ray Photoelectron Spectroscopy*. Eden Prairie, MN: Physical Electronics, 1995.
- [23] T. T. A. Nguyen and R. Cinti, "XPS investigation of Ni/Si (1 1 1) interfaces," *Phys. Scripta*, vol. T4, no. SI, pp. 176–178, 1983.
- [24] F. J. Himpsel, F. R. McFeely, A. Taleb-Ibrahimi, J. A. Yarmoff, and G. Hollinger, "Microscopic structure of the SiO₂/Si interface," *Phys. Rev. B*, vol. 38, no. 9, pp. 6084–6096, Sep. 1988.
- [25] H. K. Kim, H. W. Jang, and J. L. Lee, "Photoemission-induced charging of self-assembled Au nanoparticles on GaN substrates and the effect on surface band bending," *J. Appl. Phys.*, vol. 98, pp. 104309-1–104309-4, 2005.
- [26] G. K. Wertheim and S. B. DiCenzo, "Cluster growth and core-electron binding energies in supported metal clusters," *Phys. Rev. B*, vol. 37, no. 2, pp. 844–847, Jan. 1988.
- [27] G. K. Wertheim, S. B. DiCenzo, and D. N. E. Buchanan, "Noble- and transition-metal clusters: The d bands of silver and palladium," *Phys. Rev. B*, vol. 33, no. 8, pp. 5384–5390, Apr. 1986.
- [28] Z. Paszti, G. Peto, Z. E. Horvath, A. Karacs, and L. Guczi, "Electronic structure of Ag nanoparticles deposited on Si (1 0 0)," *Solid State Commun.*, vol. 107, no. 9, pp. 329–333, Jul. 1998.

Bei Li received the B.S. and M.S. degrees in materials science and engineering from Zhejiang University, Zhejiang, China, in 2000 and 2003, respectively. She is currently working toward the Ph.D. degree in electrical engineering from the University of California, Riverside.

Her research interest includes nanoscale materials synthesis for nonvolatile memory application.

Jianlin Liu (S'99–M'02) received the B.S. and Ph.D. degrees in physics from Nanjing University, Nanjing, China, in 1993 and 1997, respectively, and the Ph.D. degree in electrical engineering from the University of California, Los Angeles, in 2003.

He is currently a Professor of Electrical Engineering at the University of California, Riverside. He is the author of more than 180 technical journal papers and refereed conference proceedings. His research interests include Group-IV and ZnO-based semiconductor and diluted magnetic semiconductor thin films, nanowires, and quantum dots, and their nanoelectronic and optoelectronic devices, in particular, light emitting device technologies and nonvolatile memory technologies.

Reuben D. Gann received the B.A. degree in physics from Claremont McKenna College, Claremont, CA, in 2003, and the M.S. degree in physics from the University of California, Riverside, in 2005 where he is currently working toward the Ph.D. degree in physics.

His research interests include surface electronic properties of semiconductors and novel materials.

Jory A. Yarmoff received the B.S. degree in physics from State University of New York , Stonybrook, in 1978, and the Ph.D. degree in physical chemistry from the University of California, Los Angeles, in 1985.

He is currently a Professor of Physics at the University of California, Riverside. He is the author of more than 155 technical papers. His research interests include the physical and chemical properties of solid surfaces and interfaces. Yu Zhu received the B.S. degree in electronic science from Nankai University, Tianjin, China, in 1999, and the Ph.D. degree from the College of Nanoscale Science and Engineering, University at Albany–State University of New York, in 2006.

He is an Advisory Engineer at IBM T. J. Watson Research Center, Yorktown Heights, NY. He is the author or coauthor of more than 40 technical journal papers and conference proceedings, and one book chapter. He holds one U.S. patent and numbers of patents applications. His research interests include atomic layer deposition and chemical vapor deposition of thin films for electronic device application. Currently, he is responsible for physical analysis of Phase Change Memory research in IBM and transmission electron microscopy analysis of device development (PDSOI, ETSOI, FinFET) for 22 nm technology node and beyond.