Transient processes in a Ge/Si hetero-nanocrystal p-channel memory

Dengtao Zhao, Yan Zhu, Ruigang Li, Jianlin Liu *

Quantum Structures Laboratory, Department of Electrical Engineering, University of California, Bourns Hall A219, Riverside, CA 92521, United States

Received 6 June 2005; received in revised form 21 January 2006; accepted 21 January 2006
Available online 13 March 2006

The review of this paper was arranged by Prof. C. Tu

Abstract

Transient processes of Ge/Si hetero-nanocrystal floating gate memories are simulated numerically. Compared with Si nanocrystal memories, Ge/Si hetero-nanocrystal memories show similar writing and erasing efficiency with a weaker writing saturation and markedly improved retention characteristics.

© 2006 Elsevier Ltd. All rights reserved.

PACS: 72.20.Jv; 73.21.La; 73.90.+f; 74.50.+r

Keywords: Hetero-nanocrystal; Memory; Transient

1. Introduction

Si nanocrystals (NCs) as discrete storage nodes are very promising to replace conventional continuous metal or poly-Si floating gate in a metal-oxide-semiconductor-field-effect-transistor (MOSFET), offering the advantages of smaller device size, higher programming speed and lower operation voltage [1–5]. As scaling continues to reduce the tunneling oxide thickness for lower operation voltages, the simultaneous realization of a long retention time as well as a high writing/erasing speed is very important, but, challenging. Due to the quantum confinement effect, either the valence band edge \( (E_v) \) or the conduction band edge \( (E_c) \) of the Si NC is higher than that of the Si substrate, which degrades the retention characteristics as the charge stored in the NC can easily leak back to the substrate. Therefore, it is believed that the long charge storage occurs mainly in the defect-related traps instead of in the conduction or valence bands [3,4,6]. However, the defect-related traps are sensitive to operation temperature and also difficult to be controlled in device fabrication. Therefore, good consistency in device performance is not easily achieved, especially for devices containing only several or even one nanocrystal storage node. Recently, Ge/Si hetero-nanocrystals (HNC) were proposed to replace Si NCs as the floating gate [7] for a p-channel memory, using the quantum well formed by control oxide/Ge/Si to confine a hole in a Ge dot region. Since \( E_v \) of Ge is lower than that of Si dot, the hole in retention mode should first be thermally excited to a certain energy level higher than the valence band edge of the substrate before tunneling occurs. Therefore, retention can be markedly improved without sacrificing writing/erasing efficiency.

Although writing/erasing and retention time [7] and threshold voltage shift [8] of a Ge/Si HNC memory have been systematically investigated, research on the dynamic characteristics is still lacking. A Ge/Si HNC memory can behave differently in real operation because both Coulomb blockade effect and quantum confinement effect are different from those in a Si NC memory device. The aim of this work is to reveal the time-dependent dynamic processes in writing/erasing and retention of a Ge/Si hetero-nanocrystal...
(HNC) memory, demonstrating the advantage of a Ge/Si HNC memory over a Si NC memory.

2. Theory and model

In principle, all of the transient processes in this paper are based on a relation as given by:

$$Q(t + \Delta t) = Q(t) \pm I_t \times \Delta t,$$

where $Q$, $t$, $\Delta t$ and $I_t$ are the charge in the nanocrystal, the time, the time step and the transient tunneling current, respectively. The charge in the nanocrystal deforms the electrical potential profile in the device and, thus, influences the band structure and in turn the tunneling current. During each step, the electrical potential is derived by solving Poisson equation using finite difference method with the presence of the charge in the nanocrystal. Based on this potential profile, the tunneling probability is calculated by the transfer matrix method [9,10].

The tunneling current density is given by [11,12]:

$$J = q \int_{E_{shift}} \frac{T(E)f(E)\rho(E)F(E)\,dE}{}$$

where $f(E)$ is the impact frequency, $\rho(E)$ the two-dimensional (2D) density of states, $F(E)$ the Fermi–Dirac distribution function and $T(E)$ the tunneling probability obtained from the transfer matrix method, respectively. $E_{shift}$ is the Si valence (for writing process) or conduction band (for erasing process) shift due to the quantum confinement effect from the small size of the nanocrystal. The impact frequency reads [11]:

$$f(E) = 0.6 \times \frac{2q}{(3\pi h m_{Sl,1})^{1/3}} \left( \frac{\varepsilon_{ox} F_{ox}}{\varepsilon_{Si}} \right)^{2/3},$$

where $h$, $m_{Sl,1}$, $\varepsilon_{ox}$, $F_{ox}$, and $\varepsilon_{Si}$ are the reduced Planck’s constant, the hole (or electron) effective mass perpendicular to the substrate, the dielectric constant of SiO$_2$, the surface electric field in the SiO$_2$ layer, and the Si dielectric constant, respectively. The density of states for a 2D confined hole or electron gas is [11]:

$$\rho(E) = \frac{m_{Sl,1}/\hbar^2}{},$$

where $m_{Sl,1}$ is the hole or electron effective mass in the confined plane of the accumulation or the inversion layer of the substrate. The surface field in the oxide layer $F_{ox}$ is derived by iteratively solving Poisson equation with a finite difference technique. Only the electrons or holes in the accumulation or inversion layer with energy higher than the conduction or valence band edge can tunnel to the nanocrystals.

The retention time ($\tau$) of the charge storage is derived from the following expression:

$$\tau = \frac{1}{\sum_{i=0}^{\infty} \exp \left( \frac{-(E_i - E_0)}{k_B T} \right) f(E_i) T(E_i)},$$

where $E_i$ and $E_0$ are the $i$th excited state and ground state (for holes) in the hetero-nanocrystal respectively, and $k_B$ is Boltzmann’s constant. The integer number, ‘$n$’, is the quantum number from which the wave function of the hole spreads over both Ge and Si regions of the hetero-nanocrystal. Note $E_n$ is automatically greater than $E_o$ of Si. Thus, the states with quantum number greater than ‘$n$’ can tunnel to the Si substrate. The term $\exp \left( \frac{-(E_i - E_0)}{k_B T} \right)$ in Eq. (5) represents the de-trapping coefficient, since a hole confined in a Ge dot region should be first thermally activated to the $n$th excited state before it can tunnel to the substrate. This process is very similar to the de-trapping process described in the paper of She and King [6]. The eigen energy levels and corresponding wave functions are calculated using an improved shooting method [13] with the effective mass approximation model. Based on the eigen energies the Weinberg’s impact frequency $f(E_i)$ can be written as [12]:

$$f(E_i) = \frac{E_i - E_0}{h},$$

where $h$ is Planck’s constant. For all the calculations, the control oxide is fixed at 5 nm so that tunneling through control oxide can be disregarded since tunneling probability strongly depends on the barrier thickness.

The source-to-drain current ($I_{DS}$) calculation is based on a linear model using a small drain-to-source voltage, $V_{DS}$:

$$I_{DS} = -\mu_{Surf} Q_{Surf} V_{DS} W L,$$

where $\mu_{Surf}$, $Q_{Surf}$, $W$ and $L$ are the carrier mobility in the inversion layer, charge in the inversion layer, the channel width and the channel length, respectively. $Q_{Surf}$ is obtained using

$$Q_{Surf} = \varepsilon_{ox} F_{ox} W L.$$

In our simulations, the channel length and width are assumed to be both 1 µm, and the mobility $\mu_{Surf}$ is taken as 400 cm$^2$/V·s. $V_{DS}$ is chosen as 0.01 V which is sufficiently small so that the potential from the control gate voltage is not deformed by it.

The threshold voltage shift of the device is defined as the gate voltage when the hole density near the interface of the tunneling oxide/substrate reaches the value of the density deep in the substrate. The shift is then derived by comparing the two threshold voltages for a charged and uncharged memory, respectively.

3. Results and discussion

The writing transient processes at −4 and −6 V are shown in Fig. 1 for (a) the current density, (b) sheet charge density in the floating gates (Ge/Si = 5 nm/3 nm and Si = 8 nm) and (c) the transient threshold voltage shift ($\Delta V_{th}$) of the devices. The dot density is kept as a constant of $6 \times 10^5$ cm$^{-2}$. The tunneling oxide thickness ($T_{ox}$) is 2.0 nm. As writing continues, the injection efficiency
decreases due to the repulsion between the stored charge and the incoming charge, exhibiting a saturation feature in the writing curves for both Ge/Si HNC and Si NC memory devices. Fig. 1(a) indicates no evident difference between the writing currents for the Ge/Si HNC device and the Si NC device. However, as shown in Fig. 1(b), writing saturation for the Ge/Si HNC device is weaker than that of the Si dot device. This is attributed to the difference of the charging energy between a Si dot and a Ge/Si HNC of the same size. Since the charging energy for a NC is proportional to the reciprocal of its self-capacitance, and a Ge/Si hetero-dot possesses a larger self-capacitance than a Si dot of the same size due to the higher dielectric constant of Ge than Si, the charging energy for a Ge/Si HNC is higher than for a Si NC. The self-regulated writing process limits the charge amount that can be injected to the NC floating gate. In other words, the maximum threshold voltage shift ($\Delta V_{th}$) due to the stored charge amount is self-limited at a given writing voltage. The ultimate value of $\Delta V_{th}$ as a function of writing voltage is shown in Fig. 1(c). One observes that with lower writing voltage, the Si dot device shows a lower $\Delta V_{th}$ value than its Ge/Si hetero-dot counterpart. However, the Ge/Si HNC memory exhibits a $\Delta V_{th}$ value closer to that for a Si NC memory as the gate voltage increases. This is because writing saturation is stronger for Si dot memory than Ge/Si hetero-dot memory, which limits the charge (hole) amount in the NCs at lower writing voltage. Since $\Delta V_{th}$ is proportional to the charge stored in the floating gate, larger charge quantity leads to larger $\Delta V_{th}$, as shown in Fig. 1(c).

The effect of the size of the Ge component on the writing process is shown in Fig. 2, where the transient threshold voltage shift is given as a function of time. It is found that a faster $\Delta V_{th}$ increase can be achieved by using smaller Ge dots on top of Si dots. Our calculation has shown that $\Delta V_{th}$ for a Ge/Si HNC memory device depends quite significantly on the sizes of the Ge dot and the Si dot [8]. Smaller Ge dots introduce larger $\Delta V_{th}$ [8], i.e., larger screening effect from the trapped charge on the gate voltage, which consequently depresses the writing process more remarkably than the cases of larger Ge dots.

The comparison of the erasing processes between a Ge/Si HNC memory and a Si NC memory is shown in Fig. 3(a) and (b). The tunneling oxide is fixed at 2.0 nm for both memories. For simplicity, it is assumed that each dot is occupied by one hole only. The nominal size of the dot is kept at 8 nm. Although the initial erasing currents are different for a Ge/Si HNC memory and a Si NC memory as shown in Fig. 3(a), it is clear that the erasures for Si NC decreases due to the repulsion between the stored charge and the incoming charge, exhibiting a saturation feature in the writing curves for both Ge/Si HNC and Si NC memory devices. Fig. 1(a) indicates no evident difference between the writing currents for the Ge/Si HNC device and the Si NC device. However, as shown in Fig. 1(b), writing saturation for the Ge/Si HNC device is weaker than that of the Si dot device. This is attributed to the difference of the charging energy between a Si dot and a Ge/Si HNC of the same size. Since the charging energy for a NC is proportional to the reciprocal of its self-capacitance, and a Ge/Si hetero-dot possesses a larger self-capacitance than a Si dot of the same size due to the higher dielectric constant of Ge than Si, the charging energy for a Ge/Si HNC is higher than for a Si NC. The self-regulated writing process limits the charge amount that can be injected to the NC floating gate. In other words, the maximum threshold voltage shift ($\Delta V_{th}$) due to the stored charge amount is self-limited at a given writing voltage. The ultimate value of $\Delta V_{th}$ as a function of writing voltage is shown in Fig. 1(c). One observes that with lower writing voltage, the Si dot device shows a lower $\Delta V_{th}$ value than its Ge/Si hetero-dot counterpart. However, the Ge/Si HNC memory exhibits a $\Delta V_{th}$ value closer to that for a Si NC memory as the gate voltage increases. This is because writing saturation is stronger for Si dot memory than Ge/Si hetero-dot memory, which limits the charge (hole) amount in the NCs at lower writing voltage. Since $\Delta V_{th}$ is proportional to the charge stored in the floating gate, larger charge quantity leads to larger $\Delta V_{th}$, as shown in Fig. 1(c).

The effect of the size of the Ge component on the writing process is shown in Fig. 2, where the transient threshold voltage shift is given as a function of time. It is found that a faster $\Delta V_{th}$ increase can be achieved by using smaller Ge dots on top of Si dots. Our calculation has shown that $\Delta V_{th}$ for a Ge/Si HNC memory device depends quite significantly on the sizes of the Ge dot and the Si dot [8]. Smaller Ge dots introduce larger $\Delta V_{th}$ [8], i.e., larger screening effect from the trapped charge on the gate voltage, which consequently depresses the writing process more remarkably than the cases of larger Ge dots.

The comparison of the erasing processes between a Ge/Si HNC memory and a Si NC memory is shown in Fig. 3(a) and (b). The tunneling oxide is fixed at 2.0 nm for both memories. For simplicity, it is assumed that each dot is occupied by one hole only. The nominal size of the dot is kept at 8 nm. Although the initial erasing currents are different for a Ge/Si HNC memory and a Si NC memory as shown in Fig. 3(a), it is clear that the erasures for Si NC...
and Ge/Si HNC devices are almost the same at the same erasing voltage in Fig. 3(b). This is due to the fact that the charge quantity in the floating gate is the time integral of current. Therefore, the initial higher current does not contribute significantly to the charge density in the floating gate. It can also be found in Fig. 3(b) that when the erasing voltage decreases from 6 to 4 V, the erasing speed decreases accordingly by a factor of about six. The transient $\Delta V_{th}$ during erasure at 6 V for a Ge/Si HNC memory with different Ge dot sizes is shown in Fig. 4, where no simple trend for erasing a Ge/Si HNC memory can be found. This is due to the combination of quantum mechanical effect and charge density-dependent potential distortion. Since smaller dot leads to stronger quantum confinement and Coulomb blockade effect, which raise the ground state energy and hinder electron current from substrate to nanocrystals. In the meantime, smaller dot possesses higher charge density, which distorts the potential strongly and favors faster erasing. The competition of these two factors leads to an optimized erasing condition.

Fig. 5 shows the simulated gate voltage sweeping measurement. The source–drain current ($I_{DS}$) is recorded during the gate voltage sweep with a sweep speed 0.2 V/s. Two memory devices with different tunneling oxide thicknesses (2 and 3 nm, respectively) are investigated. Clear hysteresis loops can be found, indicating the memory effect. It is interesting to note that the saturated source–drain current in the case of a thinner (2 nm) tunneling oxide is much lower than the case in which a thicker (3 nm) tunneling oxide is used. This originates from the rapid charging through a thinner tunneling oxide. The charge in the floating gate accumulates very fast and consequently strongly screens the gate potential so that the potential in the channel does not increase any longer. Therefore, the charge density and the channel current do not respond to the gate voltage increase.

The retention characteristics for a Ge/Si HNC and a Si NC memory device are shown in Fig. 6, where the tunneling oxide thickness is fixed at 2.0 nm for all the devices involved. The initial hole number is assumed to be one in each nanocrystal. One observes that the retention time for a smaller Ge/Si HNC is shorter than that for a larger HNC, which is attributed to the quantum confinement effect that contributes more for the device with smaller dots. It is notable that...
a defect-free Si NC memory with the same dot size (8 nm) and tunneling oxide thickness possess an extremely short retention time, in the order of 1 s, as shown in the inset of Fig. 6. However, the retention is in the order of 10^6 s for a Ge/Si HNC memory, despite influence of the dot size, showing the evident advantage of using Ge/Si HNCs to replace Si NCs for future flash memory.

4. Conclusion

The dynamic transient processes for Ge/Si hetero-nanocrystal flash memory devices are simulated. The influences of Ge/Si dot size, tunneling oxide thickness and gate voltage on writing, erasing and retention transient characteristics are investigated. Compared with a Si nanocrystal memory, a Ge/Si hetero-nanocrystal improves the retention characteristics dramatically without significantly influencing the writing/erasing speed. A Ge/Si hetero-nanocrystal memory shows a weaker writing saturation feature than a Si nanocrystal memory. Almost exactly the same erasure performance is found for Ge/Si hetero-nanocrystal memory and Si nanocrystal memory if the erasing voltage is the same. Therefore, a Ge/Si hetero-nanocrystal memory can replace a Si nanocrystal memory and the scaling-down process of flash memory can be continued.

Acknowledgements

The authors acknowledge the financial and program support of the Microelectronics Advanced Research Corporation (MARCO) and its Focus Center on Function Engineered NanoArchitectonics (FENA).

References